Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MFS2401AVBA0ES Datasheet(PDF) 102 Page - NXP Semiconductors

Part # MFS2401AVBA0ES
Description  Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MFS2401AVBA0ES Datasheet(HTML) 102 Page - NXP Semiconductors

Back Button MFS2401AVBA0ES Datasheet HTML 98Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 99Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 100Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 101Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 102Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 103Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 104Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 105Page - NXP Semiconductors MFS2401AVBA0ES Datasheet HTML 106Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 151 page
background image
NXP Semiconductors
FS2400
Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver
Bit
Symbol
Description
Inhibit SPI clock error interrupt
0 Interrupt is not inhibited
1 Interrupt is inhibited
6
SPI_CLK_M
POR
Inhibit SPI CRC error interrupt
0 Interrupt is not inhibited
1 Interrupt is inhibited
7
SPI_CRC_M
POR
Table 91. M_VSUP_COM_MSK register bit description...continued
22.18 M_IOWU_CFG
Bit
15
14
13
12
11
10
9
8
Write
0
0
0
0
HVIO1_DGLT
WK3_DGLT
WK2_DGLT
0
Read
0
0
0
0
HVIO1_DGLT
WK3_DGLT
WK2_DGLT
0
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
Write
HVIO1_WUCFG
WK3_WUCFG
WK2_WUCFG
0
0
Read
HVIO1_WUCFG
WK3_WUCFG
WK2_WUCFG
0
0
Reset
0
0
0
0
0
1
0
1
Table 92. M_IOWU_CFG register bit allocation
Bit
Symbol
Description
Configure WAKE2 wake-up polarity
00 Input comparator disabled in LP modes only (no consumption)
01 High-level wake-up is configured
10 Low-level wake-up is configured
11 Reserved
2 to 3
WK2_WUCFG
POR
Configure WAKE3 wake-up polarity
00 Input comparator disabled in LP modes only (no consumption)
01 High-level wake-up is configured
10 Low-level wake-up is configured
11 Reserved
4 to 5
WK3_WUCFG
POR
Configure HVIO1 wake-up polarity
00 Input comparator disabled in LP modes only (no consumption)
01 High-level wake-up is configured
10 Low-level wake-up is configured
11 Wake-up via mode selection is configured
6 to 7
HVIO1_WUCFG
POR
Table 93. M_IOWU_CFG register bit description
FS2400
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 4 — 23 October 2024
Document feedback
102 / 151



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com