MPF5024AMBA0ES datasheet(31/93 Pages) NXP

31 / 93 page

NXP Semiconductors

PF5024

Power management integrated circuit (PMIC) for high performance applications

PF5024

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 15 April 2020

31 / 93

• OV/UV condition asserting the PGOOD and PGOODx pins low

When a fault is bypassed, the corresponding interrupt bit is still set and the INTB pin is

asserted, provided the interrupt has not been masked.

14.7.1 Fault monitoring during power up state

An OTP bit is provided to select whether the output of the switching regulators is

verified during the power up sequence and used as a gating condition to release the

RESETBMCU or not.

• When OTP_PG_CHECK = 0, the output voltage of the regulators is not checked during

the power up sequence and power good indication is not required to de-assert the

RESETBMCU. In this scenario, the OV/UV monitors are masked until RESETBMCU

is released; after this event, all regulators may start checking for faults after their

corresponding blanking period.

• When OTP_PG_CHECK = 1, the output voltage of the regulators is verified during

the power up sequence and a power good condition is required to release the

RESETBMCU.

When OTP_PG_CHECK = 1, OV and UV faults during the power up sequence are

reported based on the internal PG (Power Good) signals of the corresponding external

regulator. The PGOOD pin can be used as an external indicator of an OV/UV failure

when the RESETBMCU is ready to be de-asserted and it has been configured in the

PGOOD mode. See Section 14.9.6 "PGOOD" for details on PGOOD pin operation and

configuration.

Regardless of the PGOOD pin configured as a power good indicator or not, the PF5024

masks the detection of an OV/UV failure until RESETBMCU is ready to be released, at

this point the device checks for any OV/UV condition for the regulators turned on so far.

If all regulators powered up before or in the same sequence slot than RESETBMCU are

in regulation, RESETBMCU is de-asserted and the power up sequence can continue as

shown in Figure 14.

MPF5024AMBA0ES Datasheet(PDF) 31 Page - NXP Semiconductors