| Electronic Components Datasheet Search |
|
MPF5024AMBA0ES Datasheet(PDF) 38 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF5024AMBA0ES Datasheet(HTML) 38 Page - NXP Semiconductors |
|
38 / 93 page ![]() NXP Semiconductors PF5024 Power management integrated circuit (PMIC) for high performance applications PF5024 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved. Product data sheet Rev. 1 — 15 April 2020 38 / 93 Table 28. PWRON debounce configuration in edge detection mode Bits Value Falling edge debounce (ms) Rising edge debounce (ms) PWRON_DBNC[1:0] 00 32 32 PWRON_DBNC[1:0] 01 32 32 PWRON_DBNC[1:0] 10 125 32 PWRON_DBNC[1:0] 11 750 32 The default value for the power on debounce is set by the OTP_PWRON_DBNC[1:0] bits. Pressing the PWRON switch for longer than the debounce time starts a power on event as well as generate interrupts which the processor may use to initiate PMIC state transitions. During the system On state, when the PWRON button is pushed (logic 0) for longer than the debounce setting, the PWRON_PUSH_I interrupt is generated. When the PWRON button is released (logic 1) for longer than the debounce setting, the PWRON_REL_I interrupt is generated. The PWRON_1S_I, PWRON_2S_I, PWRON_3S_I, PWRON_4S_I and PWRON_8S_I interrupts are generated when the PWRON pin is held low for longer than 1, 2, 3, 4 and 8 seconds respectively. If PWRON_RST_EN = 1, pressing the PWRON for longer than the delay programmed by TRESET[1:0] forces a PMIC reset. A PMIC reset initiates a power down sequence, wait for 30 µs to allow all supplies to discharge and then it powers back up with the default OTP configuration. If PWRON_RST_EN = 0, the device starts a turn off event after push button is pressed for longer than TRESET[1:0]. Table 29. TRESET configuration TRESET[1:0] Time to reset 00 2 s 01 4 s 10 8 s 11 16 s The default value of the TRESET delay is programmable through the OTP_TRESET[1:0] bits. 14.9.2 STANDBY STANDBY is an input signal to the IC, when this pin is asserted, the device enters the standby mode and when de-asserted, the part exits Standby mode. STANDBY can be configured as active high or active low using the STANDBYINV bit. Table 30. Standby pin polarity control STANDBY (pin) STANDBYINV (I2C bit) STANDBY control 0 0 Not in Standby mode 0 1 In Standby mode 1 0 In Standby mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |