Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

MPF5024AMBA0ES Datasheet(PDF) 79 Page - NXP Semiconductors

Part # MPF5024AMBA0ES
Description  Power management integrated circuit (PMIC) for high performance applications
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF5024AMBA0ES Datasheet(HTML) 79 Page - NXP Semiconductors

Back Button MPF5024AMBA0ES Datasheet HTML 75Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 76Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 77Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 78Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 79Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 80Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 81Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 82Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 83Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 93 page
background image
NXP Semiconductors
PF5024
Power management integrated circuit (PMIC) for high performance applications
PF5024
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Product data sheet
Rev. 1 — 15 April 2020
79 / 93
aaa-028077
LP_Off
QPU_Off
PWRON
event
PWRON
event
Self-Test
POWER UP
POWER OFF
SYSTEM ON
FUSE LOAD
Vin > UVDET
Default
Config
OTP
Config
I2C Register
Map
TBB Default
Configuration
Hardwire
Power up Configuration
lf TBBEN = V1P5D
(Limited Functionality)
lf TBBEN = GND
(Full Functionality)
TBBEN = V1P5D
· WDI disabled
· Watchdog Disabled
· l2C CRC disabled
· l2C Address = 0x08
· Access Miscellaneous
Debug flags
VDDOTP = V1P5D
I2C Register
Map
I2C Register
Map
Mirror
Registers
Mirror
Registers
Figure 33. Hardwire operation diagram
For simplicity, the default hardwire configuration in PF5024 is organized based on the
OTP register map as shown in Table 58.
Table 58. Default hardwire configuration
ADDR
Register Name
BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0 Configuration
A0
OTP I2C
0
0
0
0
0
0
0
0
Secured I2C disabled | I2C CRC disabled | I2C address =
0x08
A1
OTP CTRL1
0
0
0
0
0
0
1
0
EWARN_TIME = 100 µs | Fail-safe state enabled |
STANDBY active high | PGOOD indicator | RESETBMCU
is not influenced by power-up
A2
OTP CTRL2
0
0
0
0
0
1
0
1
XFAIL = disabled | VIN_OVLO shutdown disabled | VIN_
OVLO enabled | VIN_OVLO debounce = 100 µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com