 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPF5024AMBA0ES Datasheet(PDF) 37 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF5024AMBA0ES Datasheet(HTML) 37 Page - NXP Semiconductors |
|
|
37 / 93 page  NXP Semiconductors PF5024 Power management integrated circuit (PMIC) for high performance applications PF5024 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved. Product data sheet Rev. 1 — 15 April 2020 37 / 93 Symbol Parameter Min Typ Max Unit INTB_VOL INTB low output voltage −2.0 mA load current 0 — 0.4 V ENx_VIL ENx low input voltage — — 0.4 V ENx_VIH ENx high input voltage 1.4 — 5.5 V WDI_VIL WDI low input voltage — — 0.3*VDDIO V WDI_VIH WDI high input voltage 0.7*VDDIO — 5.5 V RWDI_PD WDI internal pull-down resistance 0.475 1.0 — MΩ PGOOD_VOL PGOOD low output voltage −2.0 mA load current 0 — 0.4 V PGOODx_VOL PGOODx low output voltage −2.0 mA load current 0 — 0.4 V TBBEN_VIL TBBEN low input voltage — — 0.4 V TBBEN_VIH TBBEN high input voltage 1.4 — 5.5 V RTBBEN_PD TBBEN internal pull-down resistance 0.475 1.0 — MΩ XFAILB_VIL XFAILB low input voltage — — 0.4 V XFAILB_VIH XFAILB high input voltage 1.4 — 5.5 V XFAILB_VOH XFAILB high output voltage Pulled-up to V1P5A V1P5A − 0.5 — — V XFAILB_VOL XFAILB low output voltage −2.0 mA load current 0 — 0.4 V SCL_VIL SCL low input voltage — — 0.3*VDDIO V SCL_VIH SCL high input voltage 0.7*VDDIO — VDDIO V SDA_VIL SDA low input voltage — — 0.3*VDDIO V SDA_VIH SDA high input voltage 0.7*VDDIO — VDDIO V SDA_VOL SDA low output voltage −20 mA load current 0 — 0.4 V 14.9.1 PWRON PWRON is an input signal to the IC that acts as a power up event signal in the PF5024. The PWRON pin has two modes of operation as programed by the OTP_PWRON_MODE bit. When OTP_PWRON_MODE = 0, the PWRON pin operates in level sensitive mode. In this mode, the device is in the corresponding off mode when the PWRON pin is pulled low. Pulling the PWRON pin high is a necessary condition to generate a power on event. PWRON may be pulled up to VIN with an external 100 kΩ resistor if device is intended to come up automatically with VIN application. See Section 14.5 "Power up" for details on power up requirements. When OTP_PWRON_MODE = 1, the PWRON pin operates in edge sensitive mode. In this mode, PWRON is used as an input from a push button connected to the PMIC. When the switch is not pressed, the PWRON pin is pulled up to VIN externally through a 100 kΩ resistor. When the switch is pressed, the PWRON pin should be shorted to ground. The PWRON_S bit is low whenever the PWRON pin is at logic 0 and is high whenever the PWRON pin is at logic 1. The PWRON pin has a programmable debounce on the rising and falling edges as shown in Table 28. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
