AS4C64M32MD2-25BCN datasheet(102/129 Pages) ALSC

102 / 129 page

10.2

IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the

exception of IDD6ET which is for the entire extended temperature range.

Table 47 — LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter / Condition

Symbol

Power

Supply

400MHz

Units

Notes

x16

x32

Operating one bank active-precharge current (SDRAM):

IDD01

VDD1

tCK = tCK(avg)min; tRC = tRCmin;

IDD02

VDD2

CKE is HIGH;

IDD0IN

VDDCA

VDDQ

3,4

CS# is HIGH between valid commands;

CA bus inputs are SWITCHING;

Data bus inputs are STABLE

Idle power-down standby current:

IDD2P1

VDD1

0.4

tCK = tCK(avg)min;

CKE is LOW;

IDD2P2

VDD2

1.0

CS# is HIGH;

All banks/RBs idle;

IDD2PIN

VDDCA

VDDQ

0.1

3,4

CA bus inputs are SWITCHING;

Data bus inputs are STABLE

Idle power-down standby current with clock stop:

IDD2PS1

VDD1

0.4

CK =LOW, CK# =HIGH;

CKE is LOW;

IDD2PS2

VDD2

1.0

CS# is HIGH;

All banks/RBs idle;

IDD2PSIN

VDDCA

VDDQ

0.1

3,4

CA bus inputs are SWITCHING;

Data bus inputs are STABLE

Idle non power-down standby current:

IDD2N1

VDD1

tCK = tCK(avg)min;

IDD2N2

VDD2

CKE is HIGH;

IDD2NIN

VDDCA

VDDQ

3,4

CS# is HIGH;

All banks/RBs idle;

CA bus inputs are SWITCHING;

Data bus inputs are STABLE

Idle non power-down standby current with clock stop:

IDD2NS1

VDD1

CK =LOW, CK# =HIGH;

IDD2NS2

VDD2

CKE is HIGH;

IDD2NSIN

VDDCA

VDDQ

3,4

CS# is HIGH;

All banks/RBs idle;

CA bus inputs are SWITCHING;

Data bus inputs are STABLE

Active power-down standby current:

IDD3P1

VDD1

tCK = tCK(avg)min;

IDD3P2

VDD2

CKE is LOW;

IDD3PIN

VDDCA

VDDQ

0.1

3,4

CS# is HIGH;

One bank/RB active;

CA bus inputs are SWITCHING;

Data bus inputs are STABLE

Active power-down standby current with clock stop:

IDD3PS1

VDD1

CK=LOW, CK#=HIGH;

IDD3PS2

VDD2

CKE is LOW;

IDD3PSIN

VDDCA

VDDQ

0.1

3,4

CS# is HIGH;

One bank/RB active;

CA bus inputs are STABLE;

Data bus inputs are STABLE

AS4C64M32MD2-25BCN

AS4C128M16MD2-25BCN

Confidential

- 102/129 -

Rev.1.0 July 2016

AS4C64M32MD2-25BCN Datasheet(PDF) 102 Page - Alliance Semiconductor Corporation

AS4C64M32MD2-25BCN Datasheet(HTML) 102 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL