| Electronic Components Datasheet Search |
|
MM912F634CV2AP Datasheet(PDF) 132 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MM912F634CV2AP Datasheet(HTML) 132 Page - Freescale Semiconductor, Inc |
|
132 / 335 page ![]() Functional Description and Application Information Basic Timer Module - TIM (TIM16B4C) MM912F634 Freescale Semiconductor 132 4.18.3.3.10 Timer Interrupt Enable Register (TIE) 4.18.3.3.11 Timer System Control Register 2 (TSCR2) NOTE This mode of operation is similar to an up-counting modulus counter. If register TC3 = $0000 and TCRE = 1, the timer counter register (TCNT) will stay at $0000 continuously. If register TC3 = $FFFF and TCRE = 1, TOF will not be set when the timer counter register (TCNT) is reset from $FFFF to $0000. The newly selected prescale factor will not take effect until the next synchronized edge, where all prescale counter stages equal zero. Table 171. Edge Detector Circuit Configuration EDGnB EDGnA Configuration 0 0 Capture disabled 0 1 Capture on rising edges only 1 0 Capture on falling edges only 1 1 Capture on any edge (rising or falling) Table 172. Timer Interrupt Enable Register (TIE) Offset(117) 0xCA Access: User read/write 76 543 210 R 0 000 C3I C2I C1I C0I W Reset 0 000 00 00 Note: 117. Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space. Table 173. TIE - Register Field Descriptions Field Description 3-0 C[3-0]I Input Capture/Output Compare Interrupt Enable. 1 = Enables corresponding Interrupt flag (CnF of TFLG1 register) to cause a hardware interrupt 0 = Disables corresponding Interrupt flag (CnF of TFLG1 register) from causing a hardware interrupt Table 174. Timer System Control Register 2 (TSCR2) Offset(118) 0xCB Access: User read/write 76 543 210 R TOI 000 TCRE PR2 PR1 PR0 W Reset 0 000 00 00 Note: 118. Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space. Table 175. TIE - Register Field Descriptions Field Description 7 TOI Timer Overflow Interrupt Enable 1 = Hardware interrupt requested when TOF flag set in TFLG2 register. 0 = Hardware Interrupt request inhibited. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |