| Electronic Components Datasheet Search |
|
MM912F634CV2AP Datasheet(PDF) 134 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MM912F634CV2AP Datasheet(HTML) 134 Page - Freescale Semiconductor, Inc |
|
134 / 335 page ![]() Functional Description and Application Information Basic Timer Module - TIM (TIM16B4C) MM912F634 Freescale Semiconductor 134 4.18.3.3.13 Main Timer Interrupt Flag 2 (TFLG2) NOTE The TFLG2 register indicates when an interrupt has occurred. Writing a one to the TOF bit will clear it. Any access to TCNT will clear TOF bit of TFLG2 register if the TFFCA bit in TSCR register is set. 4.18.3.3.14 Timer Input Capture/Output Compare Registers (TC3 - TC0) NOTE TRead anytime. Write anytime for output compare function. Writes to these registers have no effect during input capture. Depending on the TIOS bit for the corresponding channel, these registers are used to latch the value of the free-running counter when a defined transition is sensed by the corresponding input capture edge detector or to trigger an output action for output compare. Read/Write access in byte mode for high byte should takes place before low byte otherwise it will give a different result. Table 179. Main Timer Interrupt Flag 2 (TFLG2) Offset(120) 0xCD Access: User read/write 76 543 210 R TOF 000 00 00 W Reset 0 000 00 00 Note: 120. Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space. Table 180. TFLG2 - Register Field Descriptions Field Description 7 TOF Timer Overflow Flag 1 = Indicates that an Interrupt has occurred (Set when 16-bit free-running timer counter overflows from $FFFF to $0000) 0 = Flag indicates an Interrupt has not occurred. Table 181. Timer Input Capture/Output Compare Register 0 (TC0) Offset(121) 0xCE, 0xCF Access: User read(anytime)/write (special mode) 15 14 13 12 11 10 9 8 R tc0_15 tc0_14 tc0_13 tc0_12 tc0_11 tc0_10 tc0_9 tc0_8 W Reset 0 000 00 00 76 543 210 R tc0_7 tc0_6 tc0_5 tc0_4 tc0_3 tc0_2 tc0_1 tc0_0 W Reset 0 000 00 00 Note: 121. Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |