Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MM912F634CV2AP Datasheet(PDF) 185 Page - Freescale Semiconductor, Inc

Part # MM912F634CV2AP
Description  Integrated S12 Based Relay Driver with LIN
PDF  335 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MM912F634CV2AP Datasheet(HTML) 185 Page - Freescale Semiconductor, Inc

Back Button MM912F634CV2AP Datasheet HTML 181Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 182Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 183Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 184Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 185Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 186Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 187Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 188Page - Freescale Semiconductor, Inc MM912F634CV2AP Datasheet HTML 189Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 335 page
background image
Functional Description and Application Information
Memory Mapping Control (S12SMMCV1)
MM912F634
Freescale Semiconductor
185
4.28.3.3
Chip Bus Control
The MMC controls the address buses and the data buses that interface the S12S masters (CPU, BDM) with the rest of the system
(master buses). In addition the MMC handles all CPU read data bus swapping operations. All internal resources are connected
to specific target buses (see Figure 56).
Figure 56. S12S Platform
4.28.3.3.1
Master Bus Prioritization Regarding Access Conflicts on Target Buses
The arbitration scheme allows only one master to be connected to a target at any given time. The following rules apply when
prioritizing accesses from different masters to the same target bus:
•
CPU always has priority over BDM.
•
BDM has priority over CPU when its access is stalled for more than 128 cycles. In the later case the CPU will be stalled
after finishing the current operation and the BDM will gain access to the bus.
4.28.3.4
Interrupts
The MMC does not generate any interrupts
CPU
BDM
MMC “Crossbar Switch”
S12X0
XBUS0
DBG
S12X1
IPBI
SRAM
BDM
resources
Peripherals
FLASH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com