| Electronic Components Datasheet Search |
|
MM912F634CV2AP Datasheet(PDF) 185 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MM912F634CV2AP Datasheet(HTML) 185 Page - Freescale Semiconductor, Inc |
|
185 / 335 page ![]() Functional Description and Application Information Memory Mapping Control (S12SMMCV1) MM912F634 Freescale Semiconductor 185 4.28.3.3 Chip Bus Control The MMC controls the address buses and the data buses that interface the S12S masters (CPU, BDM) with the rest of the system (master buses). In addition the MMC handles all CPU read data bus swapping operations. All internal resources are connected to specific target buses (see Figure 56). Figure 56. S12S Platform 4.28.3.3.1 Master Bus Prioritization Regarding Access Conflicts on Target Buses The arbitration scheme allows only one master to be connected to a target at any given time. The following rules apply when prioritizing accesses from different masters to the same target bus: • CPU always has priority over BDM. • BDM has priority over CPU when its access is stalled for more than 128 cycles. In the later case the CPU will be stalled after finishing the current operation and the BDM will gain access to the bus. 4.28.3.4 Interrupts The MMC does not generate any interrupts CPU BDM MMC “Crossbar Switch” S12X0 XBUS0 DBG S12X1 IPBI SRAM BDM resources Peripherals FLASH |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |