| Electronic Components Datasheet Search |
|
MM912F634CV2AP Datasheet(PDF) 195 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MM912F634CV2AP Datasheet(HTML) 195 Page - Freescale Semiconductor, Inc |
|
195 / 335 page ![]() Functional Description and Application Information Background Debug Module (S12SBDMV1) MM912F634 Freescale Semiconductor 195 4.30.3.2.1 BDM Status Register (BDMSTS) 4.30.3.2.2 BDM Status Register (BDMSTS) NOTE When BDM is made active, the CPU stores the content of its CCR register in the BDMCCR register. However, out of special single-chip reset, the BDMCCR is set to 0xD8 and not 0xD0, which is the reset value of the CCR register in this CPU mode. Out of reset in all other modes, the BDMCCR register is read zero. Read: All modes through BDM operation when not secured Write: All modes through BDM operation when not secured, but subject to the following: — ENBDM should only be set via a BDM hardware command if the BDM firmware commands are needed. (This does not apply in special single chip mode). — BDMACT can only be set by BDM hardware upon entry into BDM. It can only be cleared by the standard BDM firmware lookup table upon exit from BDM active mode. — All other bits, while writable via BDM hardware or standard BDM firmware write commands, should only be altered by the BDM hardware or standard firmware lookup table as part of BDM command execution. 0x3_FF08 BDMPPR R BPAE 000 BPP3 BPP2 BPP1 BPP0 W 0x3_FF09 Reserved R 0000000 0 W 0x3_FF0A Reserved R 0000000 0 W 0x3_FF0B Reserved R 0000000 0 W Table 251. Register Global Address 0x3_FF01 765 43210 R ENBDM BDMACT 0 SDV TRACE 0 UNSEC 0 W Reset Special Single-Chip Mode 0(165) 1 00 0 0 0(166) 0 All Other Modes 0 0 00 0 0 0 0 Note: 165. ENBDM is read as 1 by a debugging environment in special single chip mode when the device is not secured or secured but fully erased (Flash). This is because the ENBDM bit is set by the standard firmware before a BDM command can be fully transmitted and executed. 166. UNSEC is read as 1 by a debugging environment in special single chip mode when the device is secured and fully erased, else it is 0 and can only be read if not secure (see also bit description). Figure 60. BDM Register Summary (continued) Global Address Register Name Bit 7 6 5 4 3 2 1 Bit 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |