Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ELANSC520 Datasheet(PDF) 94 Page - Advanced Micro Devices

Part # ELANSC520
Description  Microcontroller
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

ELANSC520 Datasheet(HTML) 94 Page - Advanced Micro Devices

Back Button ELANSC520 Datasheet HTML 90Page - Advanced Micro Devices ELANSC520 Datasheet HTML 91Page - Advanced Micro Devices ELANSC520 Datasheet HTML 92Page - Advanced Micro Devices ELANSC520 Datasheet HTML 93Page - Advanced Micro Devices ELANSC520 Datasheet HTML 94Page - Advanced Micro Devices ELANSC520 Datasheet HTML 95Page - Advanced Micro Devices ELANSC520 Datasheet HTML 96Page - Advanced Micro Devices ELANSC520 Datasheet HTML 97Page - Advanced Micro Devices ELANSC520 Datasheet HTML 98Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 440 page
background image
SDRAM Controller Registers
7-6
Élan™SC520 Microcontroller Register Set Manual
Programming Notes
This register (DRCCFG) should be modified only when the write buffer and the read-ahead feature of the read buffer
are disabled in the DBCTL register (see page 8-3).
Before changing the BNKx_BNK_CNT or BNKx_COLWDTH bit fields, software must issue an All Banks Precharge
command to the SDRAM devices via the OPMODE_SEL bit field in the DBCCTL register (see page 7-3). This
command returns the SDRAM devices to an idle state and also clears the SDRAM controller’s page table entries.
7
BNK1_BNK_
CNT
Bank 1 Internal SDRAM Bank Count
This bit specifies the number of internal banks supported by the SDRAM devices.
0 = 2-bank device
1 = 4-bank device
6
Reserved
Reserved
This bit field should be written to 0 for normal system operation.
5
4
BNK1_
COLWDTH[1–0]
Bank 1 Column Address Width
These two bits specify the column address width of the SDRAM devices populated in Bank 1.
00 = 8-bit column address
01 = 9-bit column address
10 = 10-bit column address
11 = 11-bit column address
3
BNK0_BNK_
CNT
Bank 0 Internal SDRAM Bank Count
This bit specifies the number of internal banks supported by the SDRAM devices.
0 = 2-bank device
1 = 4-bank device
2
Reserved
Reserved
This bit field should be written to 0 for normal system operation.
1
0
BNK0_
COLWDTH[1–0]
Bank 0 Column Address Width
These two bits specify the column address width of the SDRAM devices populated in Bank 0.
00 = 8-bit column address
01 = 9-bit column address
10 = 10-bit column address
11 = 11-bit column address
Bit
Name
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com